Eric Pouech
6cee83a665
winedbg: Protect fetch_float() in CPU backends against buffer overflow.
...
Signed-off-by: Eric Pouech <eric.pouech@gmail.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2021-11-26 22:08:55 +01:00
Eric Pouech
0ed49fabc3
winedbg: Protect against incorrect integer size in be_cpu.fetch_integer() method.
...
Signed-off-by: Eric Pouech <eric.pouech@gmail.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2021-11-26 22:08:55 +01:00
Eric Pouech
22c1619409
winedbg: Properly print 64bit integers.
...
Regression introduced in 0ea9fe999c
.
Signed-off-by: Eric Pouech <eric.pouech@gmail.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2021-10-12 18:40:49 +02:00
Alexandre Julliard
13125b51cd
winedbg: Avoid using the 'long double' type.
...
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2021-10-04 15:18:38 +02:00
Alexandre Julliard
b9046a4936
winedbg: Avoid using 'long' types.
...
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2021-10-04 14:50:41 +02:00
Rémi Bernon
fd6ea955d4
winedbg: Remove the use of gdb specific register length.
...
Signed-off-by: Rémi Bernon <rbernon@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2020-04-03 17:22:19 +02:00
Rémi Bernon
771463adbd
winedbg: Add gdb register types to the register maps.
...
Signed-off-by: Rémi Bernon <rbernon@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2020-04-03 17:22:08 +02:00
Rémi Bernon
a650b3d80a
winedbg: Add gdb register names to the register maps.
...
Signed-off-by: Rémi Bernon <rbernon@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2020-04-03 17:21:51 +02:00
Rémi Bernon
6bfaa76caa
winedbg: Add gdb feature names to the register maps.
...
In order not to repeat the features, registers are expected to be
ordered and grouped by feature. If feature name is set only on the
first register of a new feature.
Signed-off-by: Rémi Bernon <rbernon@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2020-04-03 17:21:28 +02:00
Józef Kucia
ff84b2f202
winedbg: Get rid of ifdefs.
...
Signed-off-by: Józef Kucia <jkucia@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2018-06-19 20:52:30 +02:00
Alexandre Julliard
2fb792bd7c
winedbg: Fix some compiler warnings.
...
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2018-06-14 11:05:14 +02:00
Zebediah Figura
1244759036
winedbg/gdbproxy: Store the register map inside the be_cpu struct.
...
Signed-off-by: Zebediah Figura <zfigura@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2018-06-14 09:29:12 +02:00
Zebediah Figura
cf349cea69
winedbg: Add a backend-specific vector for setting a thread's context.
...
Signed-off-by: Zebediah Figura <zfigura@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2018-06-13 22:13:27 +02:00
Zebediah Figura
2326179312
winedbg: Add a backend-specific vector for retrieving a thread's context.
...
Signed-off-by: Zebediah Figura <zfigura@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2018-06-13 22:13:27 +02:00
Martin Storsjo
e0780c258f
ntdll: Update the ARM64 CONTEXT struct to match Win SDK 10.0.16299.0.
...
Signed-off-by: Martin Storsjo <martin@martin.st>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2018-03-19 13:13:59 +01:00
Alexandre Julliard
21c12ddc64
ntdll: Fix CONTEXT definition for ARM64.
...
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
2017-12-05 20:30:01 +01:00
André Hentschel
bd1f7ef186
include: Rename 64-bit PState to 32-bit Cpsr on ARM64.
2015-06-15 14:51:33 +09:00
André Hentschel
8e0164bd26
include: Add more ARM64 CV constants.
2015-05-28 14:20:55 +09:00
Frédéric Delanoy
f23cb66db6
winedbg: Use BOOL type where appropriate.
2013-11-14 10:36:30 +01:00
Frédéric Delanoy
baf4757c46
winedbg: Amend parameter name in *_fetch_integer.
2013-11-14 10:36:27 +01:00
Frédéric Delanoy
fe580c083d
winedbg: Use BOOL type where appropriate.
2013-11-11 13:27:28 +01:00
André Hentschel
d62d7474d4
winedbg: Add ARM64 support.
2013-01-16 12:53:42 +01:00