Add SystemVerilog

This commit is contained in:
Les De Ridder 2020-12-03 10:40:53 +01:00
父節點 df441e9198
當前提交 5a9e857a67
共有 1 個文件被更改,包括 1 次插入0 次删除

查看文件

@ -148,6 +148,7 @@
<option value="sql">SQL</option>
<option value="postgresql">SQL (PostgreSQL dialect)</option>
<option value="mysql">SQL (MySQL dialect)</option>
<option value="systemverilog">SystemVerilog</option>
<option value="rust">Rust</option>
<option value="swift">Swift</option>
<option value="tex">TeX/LaTeX</option>