ReceiveTempSMS
/
Sweden-Number
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

msvcr120: Don't modify fenv_t members in _except1. 

Signed-off-by: Piotr Caban <piotr@codeweavers.com>
Signed-off-by: Alexandre Julliard <julliard@winehq.org>
This commit is contained in:
Piotr Caban 2021-05-13 18:46:34 +02:00 committed by Alexandre Julliard
parent 593ddf0b66
commit 29cbb60f6d
1 changed files with 11 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
dlls/msvcrt/math.c
View File

@ -4934,9 +4934,9 @@ double CDECL _except1(DWORD fpe, _FP_OPERATION_CODE op, double arg, double res,
{ {
ULONG_PTR exception_arg; ULONG_PTR exception_arg;
DWORD exception = 0; DWORD exception = 0;
fenv_t env;
DWORD fpword = 0; DWORD fpword = 0;
WORD operation; WORD operation;
int raise = 0;
TRACE("(%x %x %lf %lf %x %p)\n", fpe, op, arg, res, cw, unk); TRACE("(%x %x %lf %lf %x %p)\n", fpe, op, arg, res, cw, unk);
@ -4946,49 +4946,47 @@ double CDECL _except1(DWORD fpe, _FP_OPERATION_CODE op, double arg, double res,
operation = op << 5; operation = op << 5;
exception_arg = (ULONG_PTR)&operation; exception_arg = (ULONG_PTR)&operation;
fegetenv(&env);
if (fpe & 0x1) { /* overflow */ if (fpe & 0x1) { /* overflow */
if ((fpe == 0x1 && (cw & 0x8)) || (fpe==0x11 && (cw & 0x28))) { if ((fpe == 0x1 && (cw & 0x8)) || (fpe==0x11 && (cw & 0x28))) {
/* 32-bit version also sets SW_INEXACT here */ /* 32-bit version also sets SW_INEXACT here */
env._Fe_stat |= FE_OVERFLOW; raise |= FE_OVERFLOW;
if (fpe & 0x10) env._Fe_stat |= FE_INEXACT; if (fpe & 0x10) raise |= FE_INEXACT;
res = signbit(res) ? -INFINITY : INFINITY; res = signbit(res) ? -INFINITY : INFINITY;
} else { } else {
exception = EXCEPTION_FLT_OVERFLOW; exception = EXCEPTION_FLT_OVERFLOW;
} }
} else if (fpe & 0x2) { /* underflow */ } else if (fpe & 0x2) { /* underflow */
if ((fpe == 0x2 && (cw & 0x10)) || (fpe==0x12 && (cw & 0x30))) { if ((fpe == 0x2 && (cw & 0x10)) || (fpe==0x12 && (cw & 0x30))) {
env._Fe_stat |= FE_UNDERFLOW; raise |= FE_UNDERFLOW;
if (fpe & 0x10) env._Fe_stat |= FE_INEXACT; if (fpe & 0x10) raise |= FE_INEXACT;
res = signbit(res) ? -0.0 : 0.0; res = signbit(res) ? -0.0 : 0.0;
} else { } else {
exception = EXCEPTION_FLT_UNDERFLOW; exception = EXCEPTION_FLT_UNDERFLOW;
} }
} else if (fpe & 0x4) { /* zerodivide */ } else if (fpe & 0x4) { /* zerodivide */
if ((fpe == 0x4 && (cw & 0x4)) || (fpe==0x14 && (cw & 0x24))) { if ((fpe == 0x4 && (cw & 0x4)) || (fpe==0x14 && (cw & 0x24))) {
env._Fe_stat |= FE_DIVBYZERO; raise |= FE_DIVBYZERO;
if (fpe & 0x10) env._Fe_stat |= FE_INEXACT; if (fpe & 0x10) raise |= FE_INEXACT;
} else { } else {
exception = EXCEPTION_FLT_DIVIDE_BY_ZERO; exception = EXCEPTION_FLT_DIVIDE_BY_ZERO;
} }
} else if (fpe & 0x8) { /* invalid */ } else if (fpe & 0x8) { /* invalid */
if (fpe == 0x8 && (cw & 0x1)) { if (fpe == 0x8 && (cw & 0x1)) {
env._Fe_stat |= FE_INVALID; raise |= FE_INVALID;
} else { } else {
exception = EXCEPTION_FLT_INVALID_OPERATION; exception = EXCEPTION_FLT_INVALID_OPERATION;
} }
} else if (fpe & 0x10) { /* inexact */ } else if (fpe & 0x10) { /* inexact */
if (fpe == 0x10 && (cw & 0x20)) { if (fpe == 0x10 && (cw & 0x20)) {
env._Fe_stat |= FE_INEXACT; raise |= FE_INEXACT;
} else { } else {
exception = EXCEPTION_FLT_INEXACT_RESULT; exception = EXCEPTION_FLT_INEXACT_RESULT;
} }
} }
if (exception) if (exception)
env._Fe_stat = 0; raise = 0;
fesetenv(&env); feraiseexcept(raise);
if (exception) if (exception)
RaiseException(exception, 0, 1, &exception_arg); RaiseException(exception, 0, 1, &exception_arg);