2004-06-04 02:59:16 +02:00
|
|
|
/*
|
|
|
|
|
* Debugger i386 specific functions
|
|
|
|
|
*
|
|
|
|
|
* Copyright 2004 Eric Pouech
|
|
|
|
|
*
|
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
|
* License along with this library; if not, write to the Free Software
|
2006-05-18 14:49:52 +02:00
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA
|
2004-06-04 02:59:16 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include "debugger.h"
|
|
|
|
|
#include "wine/debug.h"
|
|
|
|
|
|
2018-06-13 23:34:00 +02:00
|
|
|
#if defined(__i386__) || defined(__x86_64__)
|
2004-06-04 02:59:16 +02:00
|
|
|
|
2014-11-19 22:09:11 +01:00
|
|
|
WINE_DEFAULT_DEBUG_CHANNEL(winedbg);
|
|
|
|
|
|
2011-05-08 21:21:48 +02:00
|
|
|
/* db_disasm.c */
|
2006-07-26 11:57:27 +02:00
|
|
|
extern void be_i386_disasm_one_insn(ADDRESS64* addr, int display);
|
2004-06-04 02:59:16 +02:00
|
|
|
|
|
|
|
|
#define STEP_FLAG 0x00000100 /* single step flag */
|
|
|
|
|
#define V86_FLAG 0x00020000
|
|
|
|
|
|
|
|
|
|
#define IS_VM86_MODE(ctx) (ctx->EFlags & V86_FLAG)
|
|
|
|
|
|
2018-06-13 23:34:00 +02:00
|
|
|
#ifndef __x86_64__
|
2017-06-26 21:48:15 +02:00
|
|
|
typedef struct DECLSPEC_ALIGN(16) _M128A {
|
|
|
|
|
ULONGLONG Low;
|
|
|
|
|
LONGLONG High;
|
|
|
|
|
} M128A, *PM128A;
|
|
|
|
|
|
|
|
|
|
typedef struct _XMM_SAVE_AREA32 {
|
|
|
|
|
WORD ControlWord; /* 000 */
|
|
|
|
|
WORD StatusWord; /* 002 */
|
|
|
|
|
BYTE TagWord; /* 004 */
|
|
|
|
|
BYTE Reserved1; /* 005 */
|
|
|
|
|
WORD ErrorOpcode; /* 006 */
|
|
|
|
|
DWORD ErrorOffset; /* 008 */
|
|
|
|
|
WORD ErrorSelector; /* 00c */
|
|
|
|
|
WORD Reserved2; /* 00e */
|
|
|
|
|
DWORD DataOffset; /* 010 */
|
|
|
|
|
WORD DataSelector; /* 014 */
|
|
|
|
|
WORD Reserved3; /* 016 */
|
|
|
|
|
DWORD MxCsr; /* 018 */
|
|
|
|
|
DWORD MxCsr_Mask; /* 01c */
|
|
|
|
|
M128A FloatRegisters[8]; /* 020 */
|
|
|
|
|
M128A XmmRegisters[16]; /* 0a0 */
|
|
|
|
|
BYTE Reserved4[96]; /* 1a0 */
|
|
|
|
|
} XMM_SAVE_AREA32, *PXMM_SAVE_AREA32;
|
2018-06-13 23:34:00 +02:00
|
|
|
#endif
|
2017-06-26 21:48:15 +02:00
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static ADDRESS_MODE get_selector_type(HANDLE hThread, const WOW64_CONTEXT *ctx, WORD sel)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
LDT_ENTRY le;
|
|
|
|
|
|
|
|
|
|
if (IS_VM86_MODE(ctx)) return AddrModeReal;
|
|
|
|
|
/* null or system selector */
|
|
|
|
|
if (!(sel & 4) || ((sel >> 3) < 17)) return AddrModeFlat;
|
2008-01-13 17:02:55 +01:00
|
|
|
if (dbg_curr_process->process_io->get_selector(hThread, sel, &le))
|
2004-06-04 02:59:16 +02:00
|
|
|
return le.HighWord.Bits.Default_Big ? AddrMode1632 : AddrMode1616;
|
|
|
|
|
/* selector doesn't exist */
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
|
2006-07-26 11:57:27 +02:00
|
|
|
static void* be_i386_linearize(HANDLE hThread, const ADDRESS64* addr)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
LDT_ENTRY le;
|
|
|
|
|
|
|
|
|
|
switch (addr->Mode)
|
|
|
|
|
{
|
|
|
|
|
case AddrModeReal:
|
2018-06-13 23:34:00 +02:00
|
|
|
return (void*)((DWORD_PTR)(LOWORD(addr->Segment) << 4) + (DWORD_PTR)addr->Offset);
|
2004-06-04 02:59:16 +02:00
|
|
|
case AddrMode1632:
|
|
|
|
|
if (!(addr->Segment & 4) || ((addr->Segment >> 3) < 17))
|
2018-06-13 23:34:00 +02:00
|
|
|
return (void*)(DWORD_PTR)addr->Offset;
|
2004-06-04 02:59:16 +02:00
|
|
|
/* fall through */
|
|
|
|
|
case AddrMode1616:
|
2008-01-13 17:02:55 +01:00
|
|
|
if (!dbg_curr_process->process_io->get_selector(hThread, addr->Segment, &le)) return NULL;
|
2004-06-04 02:59:16 +02:00
|
|
|
return (void*)((le.HighWord.Bits.BaseHi << 24) +
|
2006-07-26 11:57:27 +02:00
|
|
|
(le.HighWord.Bits.BaseMid << 16) + le.BaseLow +
|
2018-06-13 23:34:00 +02:00
|
|
|
(DWORD_PTR)addr->Offset);
|
2004-06-04 02:59:16 +02:00
|
|
|
case AddrModeFlat:
|
2018-06-13 23:34:00 +02:00
|
|
|
return (void*)(DWORD_PTR)addr->Offset;
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
return NULL;
|
|
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static BOOL be_i386_build_addr(HANDLE hThread, const dbg_ctx_t *ctx, ADDRESS64* addr,
|
2013-11-14 03:53:02 +01:00
|
|
|
unsigned seg, unsigned long offset)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
addr->Mode = AddrModeFlat;
|
|
|
|
|
addr->Segment = seg;
|
|
|
|
|
addr->Offset = offset;
|
|
|
|
|
if (seg)
|
|
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
addr->Mode = get_selector_type(hThread, &ctx->x86, seg);
|
2004-06-04 02:59:16 +02:00
|
|
|
switch (addr->Mode)
|
|
|
|
|
{
|
|
|
|
|
case AddrModeReal:
|
|
|
|
|
case AddrMode1616:
|
|
|
|
|
addr->Offset &= 0xffff;
|
|
|
|
|
break;
|
|
|
|
|
case AddrModeFlat:
|
|
|
|
|
case AddrMode1632:
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
addr->Mode = -1;
|
|
|
|
|
return FALSE;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
return TRUE;
|
|
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static BOOL be_i386_get_addr(HANDLE hThread, const dbg_ctx_t *ctx,
|
2013-11-14 03:53:02 +01:00
|
|
|
enum be_cpu_addr bca, ADDRESS64* addr)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
switch (bca)
|
|
|
|
|
{
|
|
|
|
|
case be_cpu_addr_pc:
|
2018-06-13 00:53:18 +02:00
|
|
|
return be_i386_build_addr(hThread, ctx, addr, ctx->x86.SegCs, ctx->x86.Eip);
|
2004-06-04 02:59:16 +02:00
|
|
|
case be_cpu_addr_stack:
|
2018-06-13 00:53:18 +02:00
|
|
|
return be_i386_build_addr(hThread, ctx, addr, ctx->x86.SegSs, ctx->x86.Esp);
|
2004-06-04 02:59:16 +02:00
|
|
|
case be_cpu_addr_frame:
|
2018-06-13 00:53:18 +02:00
|
|
|
return be_i386_build_addr(hThread, ctx, addr, ctx->x86.SegSs, ctx->x86.Ebp);
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
return FALSE;
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_get_register_info(int regno, enum be_cpu_addr* kind)
|
2006-12-02 17:43:08 +01:00
|
|
|
{
|
|
|
|
|
switch (regno)
|
|
|
|
|
{
|
|
|
|
|
case CV_REG_EIP: *kind = be_cpu_addr_pc; return TRUE;
|
|
|
|
|
case CV_REG_EBP: *kind = be_cpu_addr_frame; return TRUE;
|
|
|
|
|
case CV_REG_ESP: *kind = be_cpu_addr_stack; return TRUE;
|
|
|
|
|
}
|
|
|
|
|
return FALSE;
|
|
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static void be_i386_single_step(dbg_ctx_t *ctx, BOOL enable)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
if (enable) ctx->x86.EFlags |= STEP_FLAG;
|
|
|
|
|
else ctx->x86.EFlags &= ~STEP_FLAG;
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static void be_i386_all_print_context(HANDLE hThread, const dbg_ctx_t *pctx)
|
2006-03-21 13:54:41 +01:00
|
|
|
{
|
2017-06-26 21:48:15 +02:00
|
|
|
static const char mxcsr_flags[16][4] = { "IE", "DE", "ZE", "OE", "UE", "PE", "DAZ", "IM",
|
|
|
|
|
"DM", "ZM", "OM", "UM", "PM", "R-", "R+", "FZ" };
|
2018-06-13 00:53:18 +02:00
|
|
|
const WOW64_CONTEXT *ctx = &pctx->x86;
|
2017-06-26 21:48:15 +02:00
|
|
|
XMM_SAVE_AREA32 *xmm_area;
|
2006-03-21 13:54:41 +01:00
|
|
|
long double ST[8]; /* These are for floating regs */
|
|
|
|
|
int cnt;
|
|
|
|
|
|
|
|
|
|
/* Break out the FPU state and the floating point registers */
|
|
|
|
|
dbg_printf("Floating Point Unit status:\n");
|
|
|
|
|
dbg_printf(" FLCW:%04x ", LOWORD(ctx->FloatSave.ControlWord));
|
|
|
|
|
dbg_printf(" FLTW:%04x ", LOWORD(ctx->FloatSave.TagWord));
|
|
|
|
|
dbg_printf(" FLEO:%08x ", (unsigned int) ctx->FloatSave.ErrorOffset);
|
|
|
|
|
dbg_printf(" FLSW:%04x", LOWORD(ctx->FloatSave.StatusWord));
|
|
|
|
|
|
|
|
|
|
/* Isolate the condition code bits - note they are not contiguous */
|
2006-12-20 14:17:27 +01:00
|
|
|
dbg_printf("(CC:%d%d%d%d", (ctx->FloatSave.StatusWord & 0x00004000) >> 14,
|
|
|
|
|
(ctx->FloatSave.StatusWord & 0x00000400) >> 10,
|
|
|
|
|
(ctx->FloatSave.StatusWord & 0x00000200) >> 9,
|
|
|
|
|
(ctx->FloatSave.StatusWord & 0x00000100) >> 8);
|
2006-03-21 13:54:41 +01:00
|
|
|
|
2011-05-02 19:56:37 +02:00
|
|
|
/* Now pull out the 3 bit of the TOP stack pointer */
|
2006-03-21 13:54:41 +01:00
|
|
|
dbg_printf(" TOP:%01x", (unsigned int) (ctx->FloatSave.StatusWord & 0x00003800) >> 11);
|
|
|
|
|
|
|
|
|
|
/* Lets analyse the error bits and indicate the status
|
|
|
|
|
* the Invalid Op flag has sub status which is tested as follows */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000001) { /* Invalid Fl OP */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000040) { /* Stack Fault */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000200) /* C1 says Overflow */
|
|
|
|
|
dbg_printf(" #IE(Stack Overflow)");
|
|
|
|
|
else
|
|
|
|
|
dbg_printf(" #IE(Stack Underflow)"); /* Underflow */
|
|
|
|
|
}
|
|
|
|
|
else dbg_printf(" #IE(Arthimetic error)"); /* Invalid Fl OP */
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000002) dbg_printf(" #DE"); /* Denormalised OP */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000004) dbg_printf(" #ZE"); /* Zero Divide */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000008) dbg_printf(" #OE"); /* Overflow */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000010) dbg_printf(" #UE"); /* Underflow */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000020) dbg_printf(" #PE"); /* Precision error */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000040)
|
|
|
|
|
if (!(ctx->FloatSave.StatusWord & 0x00000001))
|
|
|
|
|
dbg_printf(" #SE"); /* Stack Fault (don't think this can occur) */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00000080) dbg_printf(" #ES"); /* Error Summary */
|
|
|
|
|
if (ctx->FloatSave.StatusWord & 0x00008000) dbg_printf(" #FB"); /* FPU Busy */
|
|
|
|
|
dbg_printf(")\n");
|
|
|
|
|
|
|
|
|
|
/* Here are the rest of the registers */
|
2009-03-08 23:49:42 +01:00
|
|
|
dbg_printf(" FLES:%08x FLDO:%08x FLDS:%08x FLCNS:%08x\n",
|
|
|
|
|
ctx->FloatSave.ErrorSelector,
|
|
|
|
|
ctx->FloatSave.DataOffset,
|
|
|
|
|
ctx->FloatSave.DataSelector,
|
|
|
|
|
ctx->FloatSave.Cr0NpxState);
|
2006-03-21 13:54:41 +01:00
|
|
|
|
|
|
|
|
/* Now for the floating point registers */
|
|
|
|
|
dbg_printf("Floating Point Registers:\n");
|
|
|
|
|
for (cnt = 0; cnt < 4; cnt++)
|
|
|
|
|
{
|
|
|
|
|
memcpy(&ST[cnt], &ctx->FloatSave.RegisterArea[cnt * 10], 10);
|
|
|
|
|
dbg_printf(" ST%d:%Lf ", cnt, ST[cnt]);
|
|
|
|
|
}
|
|
|
|
|
dbg_printf("\n");
|
|
|
|
|
for (cnt = 4; cnt < 8; cnt++)
|
|
|
|
|
{
|
|
|
|
|
memcpy(&ST[cnt], &ctx->FloatSave.RegisterArea[cnt * 10], 10);
|
|
|
|
|
dbg_printf(" ST%d:%Lf ", cnt, ST[cnt]);
|
|
|
|
|
}
|
2017-06-26 21:48:15 +02:00
|
|
|
|
|
|
|
|
xmm_area = (XMM_SAVE_AREA32 *) &ctx->ExtendedRegisters;
|
|
|
|
|
|
|
|
|
|
dbg_printf(" mxcsr: %04x (", xmm_area->MxCsr );
|
|
|
|
|
for (cnt = 0; cnt < 16; cnt++)
|
|
|
|
|
if (xmm_area->MxCsr & (1 << cnt)) dbg_printf( " %s", mxcsr_flags[cnt] );
|
|
|
|
|
dbg_printf(" )\n");
|
|
|
|
|
|
|
|
|
|
for (cnt = 0; cnt < 8; cnt++)
|
|
|
|
|
{
|
|
|
|
|
dbg_printf( " xmm%u: uint=%08x%08x%08x%08x", cnt,
|
|
|
|
|
*((unsigned int *)&xmm_area->XmmRegisters[cnt] + 3),
|
|
|
|
|
*((unsigned int *)&xmm_area->XmmRegisters[cnt] + 2),
|
|
|
|
|
*((unsigned int *)&xmm_area->XmmRegisters[cnt] + 1),
|
|
|
|
|
*((unsigned int *)&xmm_area->XmmRegisters[cnt] + 0));
|
|
|
|
|
dbg_printf( " double={%g; %g}", *(double *)&xmm_area->XmmRegisters[cnt].Low,
|
|
|
|
|
*(double *)&xmm_area->XmmRegisters[cnt].High );
|
|
|
|
|
dbg_printf( " float={%g; %g; %g; %g}\n",
|
|
|
|
|
(double)*((float *)&xmm_area->XmmRegisters[cnt] + 0),
|
|
|
|
|
(double)*((float *)&xmm_area->XmmRegisters[cnt] + 1),
|
|
|
|
|
(double)*((float *)&xmm_area->XmmRegisters[cnt] + 2),
|
|
|
|
|
(double)*((float *)&xmm_area->XmmRegisters[cnt] + 3) );
|
|
|
|
|
}
|
2006-03-21 13:54:41 +01:00
|
|
|
dbg_printf("\n");
|
|
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static void be_i386_print_context(HANDLE hThread, const dbg_ctx_t *pctx, int all_regs)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2009-05-01 18:28:49 +02:00
|
|
|
static const char flags[] = "aVR-N--ODITSZ-A-P-C";
|
2018-06-13 00:53:18 +02:00
|
|
|
const WOW64_CONTEXT *ctx = &pctx->x86;
|
2009-05-01 18:28:49 +02:00
|
|
|
int i;
|
2004-06-04 02:59:16 +02:00
|
|
|
char buf[33];
|
|
|
|
|
|
|
|
|
|
dbg_printf("Register dump:\n");
|
|
|
|
|
|
|
|
|
|
/* First get the segment registers out of the way */
|
|
|
|
|
dbg_printf(" CS:%04x SS:%04x DS:%04x ES:%04x FS:%04x GS:%04x",
|
|
|
|
|
(WORD)ctx->SegCs, (WORD)ctx->SegSs,
|
|
|
|
|
(WORD)ctx->SegDs, (WORD)ctx->SegEs,
|
|
|
|
|
(WORD)ctx->SegFs, (WORD)ctx->SegGs);
|
|
|
|
|
|
2009-05-01 18:28:49 +02:00
|
|
|
strcpy(buf, flags);
|
|
|
|
|
for (i = 0; buf[i]; i++)
|
|
|
|
|
if (buf[i] != '-' && !(ctx->EFlags & (1 << (sizeof(flags) - 2 - i))))
|
|
|
|
|
buf[i] = ' ';
|
|
|
|
|
|
2004-06-04 02:59:16 +02:00
|
|
|
switch (get_selector_type(hThread, ctx, ctx->SegCs))
|
|
|
|
|
{
|
|
|
|
|
case AddrMode1616:
|
|
|
|
|
case AddrModeReal:
|
|
|
|
|
dbg_printf("\n IP:%04x SP:%04x BP:%04x FLAGS:%04x(%s)\n",
|
|
|
|
|
LOWORD(ctx->Eip), LOWORD(ctx->Esp),
|
|
|
|
|
LOWORD(ctx->Ebp), LOWORD(ctx->EFlags), buf);
|
|
|
|
|
dbg_printf(" AX:%04x BX:%04x CX:%04x DX:%04x SI:%04x DI:%04x\n",
|
|
|
|
|
LOWORD(ctx->Eax), LOWORD(ctx->Ebx),
|
|
|
|
|
LOWORD(ctx->Ecx), LOWORD(ctx->Edx),
|
|
|
|
|
LOWORD(ctx->Esi), LOWORD(ctx->Edi));
|
|
|
|
|
break;
|
|
|
|
|
case AddrModeFlat:
|
|
|
|
|
case AddrMode1632:
|
2006-12-20 14:17:27 +01:00
|
|
|
dbg_printf("\n EIP:%08x ESP:%08x EBP:%08x EFLAGS:%08x(%s)\n",
|
2004-06-04 02:59:16 +02:00
|
|
|
ctx->Eip, ctx->Esp, ctx->Ebp, ctx->EFlags, buf);
|
2006-12-20 14:17:27 +01:00
|
|
|
dbg_printf(" EAX:%08x EBX:%08x ECX:%08x EDX:%08x\n",
|
2004-06-04 02:59:16 +02:00
|
|
|
ctx->Eax, ctx->Ebx, ctx->Ecx, ctx->Edx);
|
2006-12-20 14:17:27 +01:00
|
|
|
dbg_printf(" ESI:%08x EDI:%08x\n",
|
2004-06-04 02:59:16 +02:00
|
|
|
ctx->Esi, ctx->Edi);
|
|
|
|
|
break;
|
|
|
|
|
}
|
2006-03-21 13:54:41 +01:00
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
if (all_regs) be_i386_all_print_context(hThread, pctx);
|
2006-03-21 13:54:41 +01:00
|
|
|
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static void be_i386_print_segment_info(HANDLE hThread, const dbg_ctx_t *ctx)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
if (get_selector_type(hThread, &ctx->x86, ctx->x86.SegCs) == AddrMode1616)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
info_win32_segments(ctx->x86.SegDs >> 3, 1);
|
|
|
|
|
if (ctx->x86.SegEs != ctx->x86.SegDs)
|
|
|
|
|
info_win32_segments(ctx->x86.SegEs >> 3, 1);
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
2018-06-13 00:53:18 +02:00
|
|
|
info_win32_segments(ctx->x86.SegFs >> 3, 1);
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static struct dbg_internal_var be_i386_ctx[] =
|
|
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
{CV_REG_AL, "AL", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Eax), dbg_itype_unsigned_char_int},
|
|
|
|
|
{CV_REG_CL, "CL", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Ecx), dbg_itype_unsigned_char_int},
|
|
|
|
|
{CV_REG_DL, "DL", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Edx), dbg_itype_unsigned_char_int},
|
|
|
|
|
{CV_REG_BL, "BL", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Ebx), dbg_itype_unsigned_char_int},
|
|
|
|
|
{CV_REG_AH, "AH", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, Eax)+1), dbg_itype_unsigned_char_int},
|
|
|
|
|
{CV_REG_CH, "CH", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, Ecx)+1), dbg_itype_unsigned_char_int},
|
|
|
|
|
{CV_REG_DH, "DH", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, Edx)+1), dbg_itype_unsigned_char_int},
|
|
|
|
|
{CV_REG_BH, "BH", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, Ebx)+1), dbg_itype_unsigned_char_int},
|
|
|
|
|
{CV_REG_AX, "AX", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Eax), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_CX, "CX", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Ecx), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_DX, "DX", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Edx), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_BX, "BX", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Ebx), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_SP, "SP", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Esp), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_BP, "BP", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Ebp), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_SI, "SI", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Esi), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_DI, "DI", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Edi), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_EAX, "EAX", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Eax), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_ECX, "ECX", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Ecx), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_EDX, "EDX", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Edx), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_EBX, "EBX", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Ebx), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_ESP, "ESP", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Esp), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_EBP, "EBP", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Ebp), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_ESI, "ESI", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Esi), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_EDI, "EDI", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Edi), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_ES, "ES", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, SegEs), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_CS, "CS", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, SegCs), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_SS, "SS", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, SegSs), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_DS, "DS", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, SegDs), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_FS, "FS", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, SegFs), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_GS, "GS", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, SegGs), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_IP, "IP", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Eip), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_FLAGS, "FLAGS", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, EFlags), dbg_itype_unsigned_short_int},
|
|
|
|
|
{CV_REG_EIP, "EIP", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, Eip), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_EFLAGS, "EFLAGS", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, EFlags), dbg_itype_unsigned_int},
|
|
|
|
|
{CV_REG_ST0, "ST0", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[ 0]), dbg_itype_long_real},
|
|
|
|
|
{CV_REG_ST0+1, "ST1", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[10]), dbg_itype_long_real},
|
|
|
|
|
{CV_REG_ST0+2, "ST2", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[20]), dbg_itype_long_real},
|
|
|
|
|
{CV_REG_ST0+3, "ST3", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[30]), dbg_itype_long_real},
|
|
|
|
|
{CV_REG_ST0+4, "ST4", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[40]), dbg_itype_long_real},
|
|
|
|
|
{CV_REG_ST0+5, "ST5", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[50]), dbg_itype_long_real},
|
|
|
|
|
{CV_REG_ST0+6, "ST6", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[60]), dbg_itype_long_real},
|
|
|
|
|
{CV_REG_ST0+7, "ST7", (DWORD_PTR*)FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[70]), dbg_itype_long_real},
|
|
|
|
|
{CV_AMD64_XMM0, "XMM0", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[0])), dbg_itype_m128a},
|
|
|
|
|
{CV_AMD64_XMM0+1, "XMM1", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[1])), dbg_itype_m128a},
|
|
|
|
|
{CV_AMD64_XMM0+2, "XMM2", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[2])), dbg_itype_m128a},
|
|
|
|
|
{CV_AMD64_XMM0+3, "XMM3", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[3])), dbg_itype_m128a},
|
|
|
|
|
{CV_AMD64_XMM0+4, "XMM4", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[4])), dbg_itype_m128a},
|
|
|
|
|
{CV_AMD64_XMM0+5, "XMM5", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[5])), dbg_itype_m128a},
|
|
|
|
|
{CV_AMD64_XMM0+6, "XMM6", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[6])), dbg_itype_m128a},
|
|
|
|
|
{CV_AMD64_XMM0+7, "XMM7", (DWORD_PTR*)(FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[7])), dbg_itype_m128a},
|
2004-06-04 02:59:16 +02:00
|
|
|
{0, NULL, 0, dbg_itype_none}
|
|
|
|
|
};
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_is_step_over_insn(const void* insn)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
BYTE ch;
|
|
|
|
|
|
|
|
|
|
for (;;)
|
|
|
|
|
{
|
|
|
|
|
if (!dbg_read_memory(insn, &ch, sizeof(ch))) return FALSE;
|
|
|
|
|
|
|
|
|
|
switch (ch)
|
|
|
|
|
{
|
|
|
|
|
/* Skip all prefixes */
|
|
|
|
|
case 0x2e: /* cs: */
|
|
|
|
|
case 0x36: /* ss: */
|
|
|
|
|
case 0x3e: /* ds: */
|
|
|
|
|
case 0x26: /* es: */
|
|
|
|
|
case 0x64: /* fs: */
|
|
|
|
|
case 0x65: /* gs: */
|
|
|
|
|
case 0x66: /* opcode size prefix */
|
|
|
|
|
case 0x67: /* addr size prefix */
|
|
|
|
|
case 0xf0: /* lock */
|
|
|
|
|
case 0xf2: /* repne */
|
|
|
|
|
case 0xf3: /* repe */
|
|
|
|
|
insn = (const char*)insn + 1;
|
|
|
|
|
continue;
|
|
|
|
|
|
|
|
|
|
/* Handle call instructions */
|
|
|
|
|
case 0xcd: /* int <intno> */
|
|
|
|
|
case 0xe8: /* call <offset> */
|
|
|
|
|
case 0x9a: /* lcall <seg>:<off> */
|
|
|
|
|
return TRUE;
|
|
|
|
|
|
|
|
|
|
case 0xff: /* call <regmodrm> */
|
|
|
|
|
if (!dbg_read_memory((const char*)insn + 1, &ch, sizeof(ch)))
|
|
|
|
|
return FALSE;
|
|
|
|
|
return (((ch & 0x38) == 0x10) || ((ch & 0x38) == 0x18));
|
|
|
|
|
|
|
|
|
|
/* Handle string instructions */
|
|
|
|
|
case 0x6c: /* insb */
|
|
|
|
|
case 0x6d: /* insw */
|
|
|
|
|
case 0x6e: /* outsb */
|
|
|
|
|
case 0x6f: /* outsw */
|
|
|
|
|
case 0xa4: /* movsb */
|
|
|
|
|
case 0xa5: /* movsw */
|
|
|
|
|
case 0xa6: /* cmpsb */
|
|
|
|
|
case 0xa7: /* cmpsw */
|
|
|
|
|
case 0xaa: /* stosb */
|
|
|
|
|
case 0xab: /* stosw */
|
|
|
|
|
case 0xac: /* lodsb */
|
|
|
|
|
case 0xad: /* lodsw */
|
|
|
|
|
case 0xae: /* scasb */
|
|
|
|
|
case 0xaf: /* scasw */
|
|
|
|
|
return TRUE;
|
|
|
|
|
|
|
|
|
|
default:
|
|
|
|
|
return FALSE;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_is_function_return(const void* insn)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
BYTE ch;
|
|
|
|
|
|
|
|
|
|
if (!dbg_read_memory(insn, &ch, sizeof(ch))) return FALSE;
|
2012-05-12 18:11:31 +02:00
|
|
|
if (ch == 0xF3) /* REP */
|
|
|
|
|
{
|
|
|
|
|
insn = (const char*)insn + 1;
|
|
|
|
|
if (!dbg_read_memory(insn, &ch, sizeof(ch))) return FALSE;
|
|
|
|
|
}
|
2004-06-04 02:59:16 +02:00
|
|
|
return (ch == 0xC2) || (ch == 0xC3);
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_is_break_insn(const void* insn)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
BYTE c;
|
|
|
|
|
|
2005-05-24 13:46:25 +02:00
|
|
|
if (!dbg_read_memory(insn, &c, sizeof(c))) return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
return c == 0xCC;
|
|
|
|
|
}
|
|
|
|
|
|
2006-10-21 09:40:11 +02:00
|
|
|
static unsigned get_size(ADDRESS_MODE am)
|
|
|
|
|
{
|
|
|
|
|
if (am == AddrModeReal || am == AddrMode1616) return 16;
|
|
|
|
|
return 32;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static BOOL fetch_value(const char* addr, unsigned sz, int* value)
|
|
|
|
|
{
|
|
|
|
|
char value8;
|
|
|
|
|
short value16;
|
|
|
|
|
|
|
|
|
|
switch (sz)
|
|
|
|
|
{
|
|
|
|
|
case 8:
|
|
|
|
|
if (!dbg_read_memory(addr, &value8, sizeof(value8)))
|
|
|
|
|
return FALSE;
|
|
|
|
|
*value = value8;
|
|
|
|
|
break;
|
|
|
|
|
case 16:
|
|
|
|
|
if (!dbg_read_memory(addr, &value16, sizeof(value16)))
|
|
|
|
|
return FALSE;
|
|
|
|
|
*value = value16;
|
2011-03-18 22:05:22 +01:00
|
|
|
break;
|
2006-10-21 09:40:11 +02:00
|
|
|
case 32:
|
|
|
|
|
if (!dbg_read_memory(addr, value, sizeof(*value)))
|
|
|
|
|
return FALSE;
|
|
|
|
|
break;
|
|
|
|
|
default: return FALSE;
|
|
|
|
|
}
|
|
|
|
|
return TRUE;
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_is_func_call(const void* insn, ADDRESS64* callee)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2006-10-21 09:40:11 +02:00
|
|
|
BYTE ch;
|
|
|
|
|
int delta;
|
|
|
|
|
short segment;
|
|
|
|
|
unsigned dst = 0;
|
|
|
|
|
unsigned operand_size;
|
|
|
|
|
ADDRESS_MODE cs_addr_mode;
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
cs_addr_mode = get_selector_type(dbg_curr_thread->handle, &dbg_context.x86,
|
|
|
|
|
dbg_context.x86.SegCs);
|
2006-10-21 09:40:11 +02:00
|
|
|
operand_size = get_size(cs_addr_mode);
|
|
|
|
|
|
|
|
|
|
/* get operand_size (also getting rid of the various prefixes */
|
|
|
|
|
do
|
|
|
|
|
{
|
|
|
|
|
if (!dbg_read_memory(insn, &ch, sizeof(ch))) return FALSE;
|
|
|
|
|
if (ch == 0x66)
|
|
|
|
|
{
|
|
|
|
|
operand_size = 48 - operand_size; /* 16 => 32, 32 => 16 */
|
|
|
|
|
insn = (const char*)insn + 1;
|
|
|
|
|
}
|
|
|
|
|
} while (ch == 0x66 || ch == 0x67);
|
2004-06-04 02:59:16 +02:00
|
|
|
|
2005-05-24 13:46:25 +02:00
|
|
|
switch (ch)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2006-10-21 09:40:11 +02:00
|
|
|
case 0xe8: /* relative near call */
|
|
|
|
|
callee->Mode = cs_addr_mode;
|
|
|
|
|
if (!fetch_value((const char*)insn + 1, operand_size, &delta))
|
|
|
|
|
return FALSE;
|
2018-06-13 00:53:18 +02:00
|
|
|
callee->Segment = dbg_context.x86.SegCs;
|
2018-06-13 23:34:00 +02:00
|
|
|
callee->Offset = (DWORD_PTR)insn + 1 + (operand_size / 8) + delta;
|
2006-10-21 09:40:11 +02:00
|
|
|
return TRUE;
|
2004-06-04 02:59:16 +02:00
|
|
|
|
2006-10-21 09:40:11 +02:00
|
|
|
case 0x9a: /* absolute far call */
|
|
|
|
|
if (!dbg_read_memory((const char*)insn + 1 + operand_size / 8,
|
|
|
|
|
&segment, sizeof(segment)))
|
|
|
|
|
return FALSE;
|
2018-06-13 00:53:18 +02:00
|
|
|
callee->Mode = get_selector_type(dbg_curr_thread->handle, &dbg_context.x86,
|
2006-10-21 09:40:11 +02:00
|
|
|
segment);
|
|
|
|
|
if (!fetch_value((const char*)insn + 1, operand_size, &delta))
|
|
|
|
|
return FALSE;
|
|
|
|
|
callee->Segment = segment;
|
|
|
|
|
callee->Offset = delta;
|
2004-06-04 02:59:16 +02:00
|
|
|
return TRUE;
|
2006-10-21 09:40:11 +02:00
|
|
|
|
2005-05-24 13:46:25 +02:00
|
|
|
case 0xff:
|
|
|
|
|
if (!dbg_read_memory((const char*)insn + 1, &ch, sizeof(ch)))
|
|
|
|
|
return FALSE;
|
2006-10-21 09:40:11 +02:00
|
|
|
/* keep only the CALL and LCALL insn:s */
|
|
|
|
|
switch ((ch >> 3) & 0x07)
|
|
|
|
|
{
|
|
|
|
|
case 0x02:
|
2018-06-13 00:53:18 +02:00
|
|
|
segment = dbg_context.x86.SegCs;
|
2006-10-21 09:40:11 +02:00
|
|
|
break;
|
|
|
|
|
case 0x03:
|
|
|
|
|
if (!dbg_read_memory((const char*)insn + 1 + operand_size / 8,
|
|
|
|
|
&segment, sizeof(segment)))
|
|
|
|
|
return FALSE;
|
|
|
|
|
break;
|
|
|
|
|
default: return FALSE;
|
|
|
|
|
}
|
|
|
|
|
/* FIXME: we only support the 32 bit far calls for now */
|
|
|
|
|
if (operand_size != 32)
|
|
|
|
|
{
|
|
|
|
|
WINE_FIXME("Unsupported yet call insn (0xFF 0x%02x) with 16 bit operand-size at %p\n", ch, insn);
|
|
|
|
|
return FALSE;
|
|
|
|
|
}
|
|
|
|
|
switch (ch & 0xC7) /* keep Mod R/M only (skip reg) */
|
|
|
|
|
{
|
|
|
|
|
case 0x04:
|
|
|
|
|
case 0x44:
|
|
|
|
|
case 0x84:
|
|
|
|
|
WINE_FIXME("Unsupported yet call insn (0xFF 0x%02x) (SIB bytes) at %p\n", ch, insn);
|
|
|
|
|
return FALSE;
|
|
|
|
|
case 0x05: /* addr32 */
|
2007-06-18 17:21:07 +02:00
|
|
|
if ((ch & 0x38) == 0x10 || /* call */
|
|
|
|
|
(ch & 0x38) == 0x18) /* lcall */
|
|
|
|
|
{
|
|
|
|
|
void *addr;
|
|
|
|
|
if (!dbg_read_memory((const char *)insn + 2, &addr, sizeof(addr)))
|
|
|
|
|
return FALSE;
|
|
|
|
|
if ((ch & 0x38) == 0x18) /* lcall */
|
|
|
|
|
{
|
|
|
|
|
if (!dbg_read_memory((const char*)addr + operand_size, &segment, sizeof(segment)))
|
|
|
|
|
return FALSE;
|
|
|
|
|
}
|
2018-06-13 00:53:18 +02:00
|
|
|
else segment = dbg_context.x86.SegCs;
|
2007-06-18 17:21:07 +02:00
|
|
|
if (!dbg_read_memory((const char*)addr, &dst, sizeof(dst)))
|
|
|
|
|
return FALSE;
|
2018-06-13 00:53:18 +02:00
|
|
|
callee->Mode = get_selector_type(dbg_curr_thread->handle, &dbg_context.x86, segment);
|
2007-06-18 17:21:07 +02:00
|
|
|
callee->Segment = segment;
|
|
|
|
|
callee->Offset = dst;
|
|
|
|
|
return TRUE;
|
|
|
|
|
}
|
2006-10-21 09:40:11 +02:00
|
|
|
return FALSE;
|
|
|
|
|
default:
|
|
|
|
|
switch (ch & 0x07)
|
|
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
case 0x00: dst = dbg_context.x86.Eax; break;
|
|
|
|
|
case 0x01: dst = dbg_context.x86.Ecx; break;
|
|
|
|
|
case 0x02: dst = dbg_context.x86.Edx; break;
|
|
|
|
|
case 0x03: dst = dbg_context.x86.Ebx; break;
|
|
|
|
|
case 0x04: dst = dbg_context.x86.Esp; break;
|
|
|
|
|
case 0x05: dst = dbg_context.x86.Ebp; break;
|
|
|
|
|
case 0x06: dst = dbg_context.x86.Esi; break;
|
|
|
|
|
case 0x07: dst = dbg_context.x86.Edi; break;
|
2006-10-21 09:40:11 +02:00
|
|
|
}
|
|
|
|
|
if ((ch >> 6) != 0x03) /* indirect address */
|
|
|
|
|
{
|
|
|
|
|
if (ch >> 6) /* we got a displacement */
|
|
|
|
|
{
|
|
|
|
|
if (!fetch_value((const char*)insn + 2, (ch >> 6) == 0x01 ? 8 : 32, &delta))
|
|
|
|
|
return FALSE;
|
|
|
|
|
dst += delta;
|
|
|
|
|
}
|
|
|
|
|
if (((ch >> 3) & 0x07) == 0x03) /* LCALL */
|
|
|
|
|
{
|
2018-06-13 23:34:00 +02:00
|
|
|
if (!dbg_read_memory((const char*)(UINT_PTR)dst + operand_size, &segment, sizeof(segment)))
|
2006-10-21 09:40:11 +02:00
|
|
|
return FALSE;
|
|
|
|
|
}
|
2018-06-13 00:53:18 +02:00
|
|
|
else segment = dbg_context.x86.SegCs;
|
2018-06-13 23:34:00 +02:00
|
|
|
if (!dbg_read_memory((const char*)(UINT_PTR)dst, &delta, sizeof(delta)))
|
2006-10-21 09:40:11 +02:00
|
|
|
return FALSE;
|
2018-06-13 00:53:18 +02:00
|
|
|
callee->Mode = get_selector_type(dbg_curr_thread->handle, &dbg_context.x86,
|
2006-10-21 09:40:11 +02:00
|
|
|
segment);
|
|
|
|
|
callee->Segment = segment;
|
|
|
|
|
callee->Offset = delta;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
callee->Mode = cs_addr_mode;
|
2018-06-13 00:53:18 +02:00
|
|
|
callee->Segment = dbg_context.x86.SegCs;
|
2006-10-21 09:40:11 +02:00
|
|
|
callee->Offset = dst;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
return TRUE;
|
|
|
|
|
|
2005-05-24 13:46:25 +02:00
|
|
|
default:
|
|
|
|
|
return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_is_jump(const void* insn, ADDRESS64* jumpee)
|
2011-01-08 14:08:56 +01:00
|
|
|
{
|
|
|
|
|
BYTE ch;
|
|
|
|
|
int delta;
|
|
|
|
|
unsigned operand_size;
|
|
|
|
|
ADDRESS_MODE cs_addr_mode;
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
cs_addr_mode = get_selector_type(dbg_curr_thread->handle, &dbg_context.x86,
|
|
|
|
|
dbg_context.x86.SegCs);
|
2011-01-08 14:08:56 +01:00
|
|
|
operand_size = get_size(cs_addr_mode);
|
|
|
|
|
|
|
|
|
|
/* get operand_size (also getting rid of the various prefixes */
|
|
|
|
|
do
|
|
|
|
|
{
|
|
|
|
|
if (!dbg_read_memory(insn, &ch, sizeof(ch))) return FALSE;
|
|
|
|
|
if (ch == 0x66)
|
|
|
|
|
{
|
|
|
|
|
operand_size = 48 - operand_size; /* 16 => 32, 32 => 16 */
|
|
|
|
|
insn = (const char*)insn + 1;
|
|
|
|
|
}
|
|
|
|
|
} while (ch == 0x66 || ch == 0x67);
|
|
|
|
|
|
|
|
|
|
switch (ch)
|
|
|
|
|
{
|
|
|
|
|
case 0xe9: /* jmp near */
|
|
|
|
|
jumpee->Mode = cs_addr_mode;
|
|
|
|
|
if (!fetch_value((const char*)insn + 1, operand_size, &delta))
|
|
|
|
|
return FALSE;
|
2018-06-13 00:53:18 +02:00
|
|
|
jumpee->Segment = dbg_context.x86.SegCs;
|
2018-06-13 23:34:00 +02:00
|
|
|
jumpee->Offset = (DWORD_PTR)insn + 1 + (operand_size / 8) + delta;
|
2011-01-08 14:08:56 +01:00
|
|
|
return TRUE;
|
|
|
|
|
default: WINE_FIXME("unknown %x\n", ch); return FALSE;
|
|
|
|
|
}
|
|
|
|
|
return FALSE;
|
|
|
|
|
}
|
|
|
|
|
|
2004-06-04 02:59:16 +02:00
|
|
|
#define DR7_CONTROL_SHIFT 16
|
|
|
|
|
#define DR7_CONTROL_SIZE 4
|
|
|
|
|
|
|
|
|
|
#define DR7_RW_EXECUTE (0x0)
|
|
|
|
|
#define DR7_RW_WRITE (0x1)
|
|
|
|
|
#define DR7_RW_READ (0x3)
|
|
|
|
|
|
|
|
|
|
#define DR7_LEN_1 (0x0)
|
|
|
|
|
#define DR7_LEN_2 (0x4)
|
|
|
|
|
#define DR7_LEN_4 (0xC)
|
|
|
|
|
|
|
|
|
|
#define DR7_LOCAL_ENABLE_SHIFT 0
|
|
|
|
|
#define DR7_GLOBAL_ENABLE_SHIFT 1
|
|
|
|
|
#define DR7_ENABLE_SIZE 2
|
|
|
|
|
|
|
|
|
|
#define DR7_LOCAL_ENABLE_MASK (0x55)
|
|
|
|
|
#define DR7_GLOBAL_ENABLE_MASK (0xAA)
|
|
|
|
|
|
|
|
|
|
#define DR7_CONTROL_RESERVED (0xFC00)
|
|
|
|
|
#define DR7_LOCAL_SLOWDOWN (0x100)
|
|
|
|
|
#define DR7_GLOBAL_SLOWDOWN (0x200)
|
|
|
|
|
|
|
|
|
|
#define DR7_ENABLE_MASK(dr) (1<<(DR7_LOCAL_ENABLE_SHIFT+DR7_ENABLE_SIZE*(dr)))
|
|
|
|
|
#define IS_DR7_SET(ctrl,dr) ((ctrl)&DR7_ENABLE_MASK(dr))
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static inline int be_i386_get_unused_DR(dbg_ctx_t *pctx, DWORD** r)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
WOW64_CONTEXT *ctx = &pctx->x86;
|
|
|
|
|
|
2004-06-04 02:59:16 +02:00
|
|
|
if (!IS_DR7_SET(ctx->Dr7, 0))
|
|
|
|
|
{
|
|
|
|
|
*r = &ctx->Dr0;
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
if (!IS_DR7_SET(ctx->Dr7, 1))
|
|
|
|
|
{
|
|
|
|
|
*r = &ctx->Dr1;
|
|
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
if (!IS_DR7_SET(ctx->Dr7, 2))
|
|
|
|
|
{
|
|
|
|
|
*r = &ctx->Dr2;
|
|
|
|
|
return 2;
|
|
|
|
|
}
|
|
|
|
|
if (!IS_DR7_SET(ctx->Dr7, 3))
|
|
|
|
|
{
|
|
|
|
|
*r = &ctx->Dr3;
|
|
|
|
|
return 3;
|
|
|
|
|
}
|
|
|
|
|
dbg_printf("All hardware registers have been used\n");
|
|
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_insert_Xpoint(HANDLE hProcess, const struct be_process_io* pio,
|
2018-06-13 00:53:18 +02:00
|
|
|
dbg_ctx_t *ctx, enum be_xpoint_type type,
|
2013-11-14 03:53:02 +01:00
|
|
|
void* addr, unsigned long* val, unsigned size)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
unsigned char ch;
|
2006-06-30 21:37:38 +02:00
|
|
|
SIZE_T sz;
|
2006-12-20 14:10:47 +01:00
|
|
|
DWORD *pr;
|
2004-06-04 02:59:16 +02:00
|
|
|
int reg;
|
|
|
|
|
unsigned long bits;
|
|
|
|
|
|
|
|
|
|
switch (type)
|
|
|
|
|
{
|
|
|
|
|
case be_xpoint_break:
|
2013-11-14 03:53:02 +01:00
|
|
|
if (size != 0) return FALSE;
|
|
|
|
|
if (!pio->read(hProcess, addr, &ch, 1, &sz) || sz != 1) return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
*val = ch;
|
|
|
|
|
ch = 0xcc;
|
2013-11-14 03:53:02 +01:00
|
|
|
if (!pio->write(hProcess, addr, &ch, 1, &sz) || sz != 1) return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
break;
|
|
|
|
|
case be_xpoint_watch_exec:
|
|
|
|
|
bits = DR7_RW_EXECUTE;
|
|
|
|
|
goto hw_bp;
|
|
|
|
|
case be_xpoint_watch_read:
|
|
|
|
|
bits = DR7_RW_READ;
|
|
|
|
|
goto hw_bp;
|
|
|
|
|
case be_xpoint_watch_write:
|
|
|
|
|
bits = DR7_RW_WRITE;
|
|
|
|
|
hw_bp:
|
2013-11-14 03:53:02 +01:00
|
|
|
if ((reg = be_i386_get_unused_DR(ctx, &pr)) == -1) return FALSE;
|
2018-06-13 23:34:00 +02:00
|
|
|
*pr = (DWORD_PTR)addr;
|
2004-06-04 02:59:16 +02:00
|
|
|
if (type != be_xpoint_watch_exec) switch (size)
|
|
|
|
|
{
|
|
|
|
|
case 4: bits |= DR7_LEN_4; break;
|
|
|
|
|
case 2: bits |= DR7_LEN_2; break;
|
|
|
|
|
case 1: bits |= DR7_LEN_1; break;
|
2013-11-14 03:53:02 +01:00
|
|
|
default: return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
*val = reg;
|
|
|
|
|
/* clear old values */
|
2018-06-13 00:53:18 +02:00
|
|
|
ctx->x86.Dr7 &= ~(0x0F << (DR7_CONTROL_SHIFT + DR7_CONTROL_SIZE * reg));
|
2004-06-04 02:59:16 +02:00
|
|
|
/* set the correct ones */
|
2018-06-13 00:53:18 +02:00
|
|
|
ctx->x86.Dr7 |= bits << (DR7_CONTROL_SHIFT + DR7_CONTROL_SIZE * reg);
|
|
|
|
|
ctx->x86.Dr7 |= DR7_ENABLE_MASK(reg) | DR7_LOCAL_SLOWDOWN;
|
2004-06-04 02:59:16 +02:00
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
dbg_printf("Unknown bp type %c\n", type);
|
2013-11-14 03:53:02 +01:00
|
|
|
return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
2013-11-14 03:53:02 +01:00
|
|
|
return TRUE;
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_remove_Xpoint(HANDLE hProcess, const struct be_process_io* pio,
|
2018-06-13 00:53:18 +02:00
|
|
|
dbg_ctx_t *ctx, enum be_xpoint_type type,
|
2013-11-14 03:53:02 +01:00
|
|
|
void* addr, unsigned long val, unsigned size)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2006-06-30 21:37:38 +02:00
|
|
|
SIZE_T sz;
|
2004-06-04 02:59:16 +02:00
|
|
|
unsigned char ch;
|
|
|
|
|
|
|
|
|
|
switch (type)
|
|
|
|
|
{
|
|
|
|
|
case be_xpoint_break:
|
2013-11-14 03:53:02 +01:00
|
|
|
if (size != 0) return FALSE;
|
|
|
|
|
if (!pio->read(hProcess, addr, &ch, 1, &sz) || sz != 1) return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
if (ch != (unsigned char)0xCC)
|
2018-12-14 18:20:23 +01:00
|
|
|
WINE_FIXME("Cannot get back %02x instead of 0xCC at %p\n", ch, addr);
|
2004-06-04 02:59:16 +02:00
|
|
|
ch = (unsigned char)val;
|
2013-11-14 03:53:02 +01:00
|
|
|
if (!pio->write(hProcess, addr, &ch, 1, &sz) || sz != 1) return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
break;
|
|
|
|
|
case be_xpoint_watch_exec:
|
|
|
|
|
case be_xpoint_watch_read:
|
|
|
|
|
case be_xpoint_watch_write:
|
|
|
|
|
/* simply disable the entry */
|
2018-06-13 00:53:18 +02:00
|
|
|
ctx->x86.Dr7 &= ~DR7_ENABLE_MASK(val);
|
2004-06-04 02:59:16 +02:00
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
dbg_printf("Unknown bp type %c\n", type);
|
2013-11-14 03:53:02 +01:00
|
|
|
return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
2013-11-14 03:53:02 +01:00
|
|
|
return TRUE;
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static BOOL be_i386_is_watchpoint_set(const dbg_ctx_t *ctx, unsigned idx)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
return ctx->x86.Dr6 & (1 << idx);
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static void be_i386_clear_watchpoint(dbg_ctx_t *ctx, unsigned idx)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
ctx->x86.Dr6 &= ~(1 << idx);
|
2004-06-04 02:59:16 +02:00
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:18 +02:00
|
|
|
static int be_i386_adjust_pc_for_break(dbg_ctx_t *ctx, BOOL way)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
|
|
|
|
if (way)
|
|
|
|
|
{
|
2018-06-13 00:53:18 +02:00
|
|
|
ctx->x86.Eip--;
|
2004-06-04 02:59:16 +02:00
|
|
|
return -1;
|
|
|
|
|
}
|
2018-06-13 00:53:18 +02:00
|
|
|
ctx->x86.Eip++;
|
2004-06-04 02:59:16 +02:00
|
|
|
return 1;
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_fetch_integer(const struct dbg_lvalue* lvalue, unsigned size,
|
|
|
|
|
BOOL is_signed, LONGLONG* ret)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2017-06-26 21:48:15 +02:00
|
|
|
if (size != 1 && size != 2 && size != 4 && size != 8 && size != 16) return FALSE;
|
2004-06-04 02:59:16 +02:00
|
|
|
|
|
|
|
|
memset(ret, 0, sizeof(*ret)); /* clear unread bytes */
|
|
|
|
|
/* FIXME: this assumes that debuggee and debugger use the same
|
|
|
|
|
* integral representation
|
|
|
|
|
*/
|
|
|
|
|
if (!memory_read_value(lvalue, size, ret)) return FALSE;
|
|
|
|
|
|
|
|
|
|
/* propagate sign information */
|
2013-11-14 02:19:20 +01:00
|
|
|
if (is_signed && size < 8 && (*ret >> (size * 8 - 1)) != 0)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2006-01-23 16:47:07 +01:00
|
|
|
ULONGLONG neg = -1;
|
2004-06-04 02:59:16 +02:00
|
|
|
*ret |= neg << (size * 8);
|
|
|
|
|
}
|
|
|
|
|
return TRUE;
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_fetch_float(const struct dbg_lvalue* lvalue, unsigned size,
|
|
|
|
|
long double* ret)
|
2004-06-04 02:59:16 +02:00
|
|
|
{
|
2010-02-03 21:47:40 +01:00
|
|
|
char tmp[sizeof(long double)];
|
2004-06-04 02:59:16 +02:00
|
|
|
|
|
|
|
|
/* FIXME: this assumes that debuggee and debugger use the same
|
|
|
|
|
* representation for reals
|
|
|
|
|
*/
|
|
|
|
|
if (!memory_read_value(lvalue, size, tmp)) return FALSE;
|
|
|
|
|
|
|
|
|
|
/* float & double types have to be promoted to a long double */
|
2017-06-26 21:48:14 +02:00
|
|
|
if (size == 4) *ret = *(float*)tmp;
|
|
|
|
|
else if (size == 8) *ret = *(double*)tmp;
|
|
|
|
|
else if (size == 10) *ret = *(long double*)tmp;
|
2013-01-08 13:28:05 +01:00
|
|
|
else return FALSE;
|
|
|
|
|
|
2004-06-04 02:59:16 +02:00
|
|
|
return TRUE;
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-14 03:53:02 +01:00
|
|
|
static BOOL be_i386_store_integer(const struct dbg_lvalue* lvalue, unsigned size,
|
|
|
|
|
BOOL is_signed, LONGLONG val)
|
2012-04-04 22:30:38 +02:00
|
|
|
{
|
|
|
|
|
/* this is simple as we're on a little endian CPU */
|
|
|
|
|
return memory_write_value(lvalue, size, &val);
|
|
|
|
|
}
|
|
|
|
|
|
2018-06-13 02:01:50 +02:00
|
|
|
static BOOL be_i386_get_context(HANDLE thread, dbg_ctx_t *ctx)
|
|
|
|
|
{
|
|
|
|
|
ctx->x86.ContextFlags = WOW64_CONTEXT_ALL;
|
|
|
|
|
return Wow64GetThreadContext(thread, &ctx->x86);
|
|
|
|
|
}
|
|
|
|
|
|
2018-06-13 00:53:20 +02:00
|
|
|
static BOOL be_i386_set_context(HANDLE thread, const dbg_ctx_t *ctx)
|
|
|
|
|
{
|
|
|
|
|
return Wow64SetThreadContext(thread, &ctx->x86);
|
|
|
|
|
}
|
|
|
|
|
|
2020-04-03 15:35:51 +02:00
|
|
|
#define REG(f,n,t,r) {f, n, t, FIELD_OFFSET(WOW64_CONTEXT, r), sizeof(((WOW64_CONTEXT*)NULL)->r)}
|
2018-06-13 23:34:01 +02:00
|
|
|
|
|
|
|
|
static struct gdb_register be_i386_gdb_register_map[] = {
|
2020-04-03 15:35:51 +02:00
|
|
|
REG("core", "eax", NULL, Eax),
|
|
|
|
|
REG(NULL, "ecx", NULL, Ecx),
|
|
|
|
|
REG(NULL, "edx", NULL, Edx),
|
|
|
|
|
REG(NULL, "ebx", NULL, Ebx),
|
|
|
|
|
REG(NULL, "esp", "data_ptr", Esp),
|
|
|
|
|
REG(NULL, "ebp", "data_ptr", Ebp),
|
|
|
|
|
REG(NULL, "esi", NULL, Esi),
|
|
|
|
|
REG(NULL, "edi", NULL, Edi),
|
|
|
|
|
REG(NULL, "eip", "code_ptr", Eip),
|
|
|
|
|
REG(NULL, "eflags", "i386_eflags", EFlags),
|
|
|
|
|
REG(NULL, "cs", NULL, SegCs),
|
|
|
|
|
REG(NULL, "ss", NULL, SegSs),
|
|
|
|
|
REG(NULL, "ds", NULL, SegDs),
|
|
|
|
|
REG(NULL, "es", NULL, SegEs),
|
|
|
|
|
REG(NULL, "fs", NULL, SegFs),
|
|
|
|
|
REG(NULL, "gs", NULL, SegGs),
|
|
|
|
|
{ NULL, "st0", "i387_ext", FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[ 0]), 10},
|
|
|
|
|
{ NULL, "st1", "i387_ext", FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[10]), 10},
|
|
|
|
|
{ NULL, "st2", "i387_ext", FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[20]), 10},
|
|
|
|
|
{ NULL, "st3", "i387_ext", FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[30]), 10},
|
|
|
|
|
{ NULL, "st4", "i387_ext", FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[40]), 10},
|
|
|
|
|
{ NULL, "st5", "i387_ext", FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[50]), 10},
|
|
|
|
|
{ NULL, "st6", "i387_ext", FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[60]), 10},
|
|
|
|
|
{ NULL, "st7", "i387_ext", FIELD_OFFSET(WOW64_CONTEXT, FloatSave.RegisterArea[70]), 10},
|
|
|
|
|
{ NULL, "fctrl", NULL, FIELD_OFFSET(WOW64_CONTEXT, FloatSave.ControlWord), 2},
|
|
|
|
|
{ NULL, "fstat", NULL, FIELD_OFFSET(WOW64_CONTEXT, FloatSave.StatusWord), 2},
|
|
|
|
|
{ NULL, "ftag", NULL, FIELD_OFFSET(WOW64_CONTEXT, FloatSave.TagWord), 2},
|
|
|
|
|
{ NULL, "fiseg", NULL, FIELD_OFFSET(WOW64_CONTEXT, FloatSave.ErrorSelector), 2},
|
|
|
|
|
REG(NULL, "fioff", NULL, FloatSave.ErrorOffset),
|
|
|
|
|
{ NULL, "foseg", NULL, FIELD_OFFSET(WOW64_CONTEXT, FloatSave.DataSelector), 2},
|
|
|
|
|
REG(NULL, "fooff", NULL, FloatSave.DataOffset),
|
|
|
|
|
{ NULL, "fop", NULL, FIELD_OFFSET(WOW64_CONTEXT, FloatSave.ErrorSelector)+2, 2},
|
|
|
|
|
|
|
|
|
|
{ "sse", "xmm0", "vec128", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[0]), 16},
|
|
|
|
|
{ NULL, "xmm1", "vec128", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[1]), 16},
|
|
|
|
|
{ NULL, "xmm2", "vec128", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[2]), 16},
|
|
|
|
|
{ NULL, "xmm3", "vec128", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[3]), 16},
|
|
|
|
|
{ NULL, "xmm4", "vec128", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[4]), 16},
|
|
|
|
|
{ NULL, "xmm5", "vec128", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[5]), 16},
|
|
|
|
|
{ NULL, "xmm6", "vec128", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[6]), 16},
|
|
|
|
|
{ NULL, "xmm7", "vec128", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, XmmRegisters[7]), 16},
|
|
|
|
|
{ NULL, "mxcsr", "i386_mxcsr", FIELD_OFFSET(WOW64_CONTEXT, ExtendedRegisters) + FIELD_OFFSET(XMM_SAVE_AREA32, MxCsr), 4},
|
2018-06-13 23:34:01 +02:00
|
|
|
};
|
|
|
|
|
|
2004-06-04 02:59:16 +02:00
|
|
|
struct backend_cpu be_i386 =
|
|
|
|
|
{
|
2009-12-22 14:20:16 +01:00
|
|
|
IMAGE_FILE_MACHINE_I386,
|
2010-04-12 21:18:18 +02:00
|
|
|
4,
|
2004-06-04 02:59:16 +02:00
|
|
|
be_i386_linearize,
|
|
|
|
|
be_i386_build_addr,
|
|
|
|
|
be_i386_get_addr,
|
2006-12-02 17:43:08 +01:00
|
|
|
be_i386_get_register_info,
|
2004-06-04 02:59:16 +02:00
|
|
|
be_i386_single_step,
|
|
|
|
|
be_i386_print_context,
|
|
|
|
|
be_i386_print_segment_info,
|
2010-03-27 09:08:20 +01:00
|
|
|
be_i386_ctx,
|
2004-06-04 02:59:16 +02:00
|
|
|
be_i386_is_step_over_insn,
|
|
|
|
|
be_i386_is_function_return,
|
|
|
|
|
be_i386_is_break_insn,
|
|
|
|
|
be_i386_is_func_call,
|
2011-01-08 14:08:56 +01:00
|
|
|
be_i386_is_jump,
|
2004-06-04 02:59:16 +02:00
|
|
|
be_i386_disasm_one_insn,
|
|
|
|
|
be_i386_insert_Xpoint,
|
|
|
|
|
be_i386_remove_Xpoint,
|
|
|
|
|
be_i386_is_watchpoint_set,
|
|
|
|
|
be_i386_clear_watchpoint,
|
|
|
|
|
be_i386_adjust_pc_for_break,
|
|
|
|
|
be_i386_fetch_integer,
|
|
|
|
|
be_i386_fetch_float,
|
2012-04-04 22:30:38 +02:00
|
|
|
be_i386_store_integer,
|
2018-06-13 02:01:50 +02:00
|
|
|
be_i386_get_context,
|
2018-06-13 00:53:20 +02:00
|
|
|
be_i386_set_context,
|
2018-06-13 23:34:01 +02:00
|
|
|
be_i386_gdb_register_map,
|
|
|
|
|
ARRAY_SIZE(be_i386_gdb_register_map),
|
2004-06-04 02:59:16 +02:00
|
|
|
};
|
|
|
|
|
#endif
|
